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 
Abstract: This paper investigates the problem of fluctuation of the 
neutral-point potential (NPP) in a three-level NPC inverter with a 
capacitor-voltage loop. The phase pulse width duty cycle 
disturbance PWM method is proposed to suppress the NPP 
fluctuation efficiently. Based on the basic carrier-based Phase 
Disposition (PD) PWM method, the average pulse neutral-point 
current model is established. Then the frequency, amplitude and 
equivalent initial phase of the NPP fluctuation are analyzed based 
on the current model. According to the alternating error of the 
DC-link capacitor voltages, a capacitor-voltage loop with a quasi 
PR (proportional resonant) controller is presented. The control 
variable, which varies with the modulation index, phase current, 
load power factor, etc, can be obtained from the quasi PR 
controller. Finally, an experimental three-level NPC inverter is 
described and the validity and feasibility of the proposed method 
are verified by experimental results. 
 
Keywords: Three-level NPC inverter, neutral-point potential, 
capacitor-voltage loop, fluctuation-suppression. 
I. INTRODUCTION 
In order to step down dv/dt, improve the harmonic 
performance of the output voltage and current, and also reduce 
the voltage stress of power switches of inverters used in 
medium-voltage and high power applications, the three-level 
neutral-point clamped (NPC) inverter was proposed [1]. 
However a particular problem with the NPC compared to 
traditional two-level inverters, is the fluctuation of the capacitor 
midpoint voltage or neutral-point potential (NPP) due to 
influences from the modulation index and the load power factor 
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[2]. Capacitor voltage imbalance may cause failure of the power 
switches and the series connected DC-link capacitors. In 
addition low-order harmonics will be created in the output 
voltage and current, due to low-frequency ripple of the NPP [3]. 
Therefore, a great deal of research on the NPP fluctuation 
problem of three-level NPC inverters has been carried out [4]. 
In medium-voltage induction motor drive systems, the 
three-level NPC inverter can eliminate NPP fluctuation by using 
two isolated voltage sources instead of capacitors in series [5, 6]. 
In addition, the NPP fluctuation could also be removed through 
using a front-end converter such as a three-level boost converter 
or a back to back topology [7, 8]. These additional converters 
can be used to inject or extract current into or from the neutral 
point if necessary [9]. However, with the additional hardware 
circuits, the volume and cost of the system are increased while 
the efficiency and the reliability of the system are reduced. 
Therefore, improving the modulation performance is a better 
way to restrain the NPP fluctuation as this removes the need for 
extra converters [10-13]. 
There are two main modulation strategies for the three-level 
NPC inverter, namely space vector pulse width modulation 
(SVPWM) and carrier-based PWM [14, 15]. The nearest three 
vectors (NTV) modulation is one of the common SVPWM 
methods [16]. It conforms to the principle in which the reference 
vector is synthesized by the nearest three vectors and can 
prevent overlapping of the level layers in the line to line 
voltages (analyzed in [17]), as well as reducing the total 
harmonic distortion (THD). However, the essence of the NTV 
modulation method is that a third-order harmonic is injected 
into the three-phase sinusoidal modulation waves, and its 
fluctuation-suppression for NPP is limited (this is analyzed in 
detail in Section III. A). Therefore, the nearest three virtual 
vectors (NTV2) method was proposed to enhance the capability 
for fluctuation-suppression [18, 19]. Compared to the NTV 
method, the NTV2 method goes against the principle of the 
synthesized reference vector, and produces overlapping of level 
layers and as much as 25% more switching actions in every 
fundamental period. Naturally, the hybridization of the NTV 
and the NTV2 methods is a tradeoff between the 
fluctuation-suppression and the fundamental switching number. 
The proportional index pm, such as pm=0.5, was used to 
determine the extent of the alternate action in a fundamental 
period [20], but the overlapping of level layers still exists in this 
proportional hybrid SVPWM strategy in line to line voltages. 
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The three-level NPC inverter is suitable for electric power 
plants, municipal water supply systems, etc. It is mainly used in 
medium-voltage and high power variable voltage variable 
frequency (VVVF) induction motor drive systems [21, 22]. 
Therefore, according to the designed voltage-frequency curve, 
the required speed adjustment of the fan or pump results in the 
induction motor's variable voltage and power factor, as well as 
its phase currents [23]. However, the combinations of the 
variable voltage, power factor and phase current due to the 
changed speed of the induction motor may affect the 
neutral-point current (namely the neutral-point potential) of the 
NPC inverter. A basic carrier-based PD PWM method with a 
capacitor-voltage loop is proposed in this paper, in order to 
solve the problem of the NPP fluctuation, and avoid the 
disadvantages (more switching actions and overlapping levels 
of the line to line voltages) of the NTV2, the hybridization of the 
NTV and the NTV2 methods mentioned above. This proposed 
method can also reduce the impact of the practical imbalance 
capacitance of the series connected DC-link capacitors. 
Moreover, the VVVF control is adopted for the inverter to 
supply a three-phase RL load (for the convenience of exactly 
obtaining the combinations of the variable voltage, power factor 
and phase current) in this paper. It thus begins with the 
theoretical analysis of the NPP fluctuation frequency, amplitude, 
and equivalent initial phase, based on the basic carrier-based PD 
PWM method. Then, the NPP fluctuation method with injected 
3rd harmonic PWM is introduced with its limited ability to 
suppress the NPP fluctuation, due to the constant initial phase of 
the injected 3rd harmonic component. The capacitor-voltage 
loop with the quasi PR controller that is presented here can 
create a variable zero sequence component, i.e. a variable 
equivalent initial phase, according to the load power factor. 
Furthermore, the proposed phase pulse width duty cycle 
disturbance PWM method changes the modulation waves in the 
presence of NPP, resulting in an efficient suppression of NPP 
fluctuation, as well as less switching actions, non-overlapping 
levels of the line to line voltages, and tolerance to the imbalance 
capacitance of the series connected DC-link capacitors. 
II. BASIC ANALYSIS OF NPP FLUCTUATION 
A. Frequency of NPP Fluctuation 
The topology of the three-level NPC inverter is shown in Fig. 
1. The capacitance of the DC-link capacitors Ccap1, Ccap2 are 
equal (C1=C2), and the DC-link voltage Udc is divided into 
Ucap1=Ucap2=Udc/2. Point “o” is the neutral point. The basic 
carrier-based PD PWM method is adopted to control the power 
switches Qx1~Qx4, where x stands for Phases a, b, and c. 
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Fig. 1.  Topology of three-level NPC inverter. 
The neutral-point potential Uo can be regarded as the voltage 
across Ccap2 as follows 
o cap2U U                                        (1) 
Given that medium or small vectors cause corresponding NP 
current during the action time, so Ccap1 is charged or discharged, 
and Ccap2 is discharged or charged, under the condition of Ucap1+ 
Ucap2 dcU . The voltage ripple of Ccap2 is determined by in and 
the action time dt ( dt T , T is the fundamental period), by 
virtue of the corresponding vector. From Fig. 1, it can be seen 
that the voltage ripple 
2u  of Ccap2 is the difference between 
Ucap2 and Udc/2, namely the NPP fluctuation ou  is written as 
ecp
o 2 cap2 dc cap2
0
2
1
/ 2 d
t
u u U U i t
C
                    (2) 
where icap2 is the instantaneous current flowing into or out of 
Ccap2, during the vector action time dt; tecp is defined as the 
effective charging or discharging time when Ucap2 goes from 
Udc/2 to the peak value. According to Fig. 1, when medium or 
small vectors act, the current equation concerning the neutral 
point “o” can be obtained as follows 
cap1 cap2 ni i i                                      (3) 
The charging or discharging state of Ccap2 is shown in Fig. 2. 
This results from the NP current in when using the basic 
carrier-based PD PWM method over a fundamental period. In 
fact, in is the pulsed NP current, as shown in Fig. 2(e). Its pulse 
amplitude corresponds to the instantaneous phase current. In 
addition, the three-phase sinusoidal modulation waves are 
divided into six regions I~VI, as depicted in Fig. 2(a). The phase 
pulse width duty cycle is defined as the ratio of the positive or 
negative phase voltage pulse width to the carrier period, as 
denoted in Fig. 2(b~d). The phase pulse width duty cycle dx can 
also be defined as the ratio of the modulation wave 
instantaneous value (-1~1) to the corresponding carrier 
amplitude (1 or -1), i.e. it can be expressed as 
x ref_xd u                                          (4) 
where dx=0~1. According to Fig. 2(e), it is noted that the pulse 
NP current in varies with both the duty cycles and the phase 
currents. As a result, the average current flowing into the neutral 
point can be described as 
n a a b b c c( )i d i d i d i

                            (5) 
where ni

is the average pulse NP current; da, db and dc are phase 
pulse width duty cycles; ia, ib, and ic are three-phase 
instantaneous currents. 
The three-phase sinusoidal modulation waves are defined as 
ref_a
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u m t
u m t
u m t
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

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
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                      (6) 
where m is the modulation index, and 0 1m  ;  is the 
fundamental angular frequency. When the carrier frequency is 
much greater than the fundamental frequency and the 
three-level NPC inverter supplies a three-phase symmetrical RL 
load, the phase currents can be considered as sinusoidal 
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where “ I ” is the phase current amplitude, and   is the load 
power factor angle. Therefore, in terms of (4), each phase pulse 
width duty cycle in Region I ( [0,π 3)t  ) as shown in Fig. 
2(a), can be written as follows 
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              (8) 
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Fig. 2  Charging or discharging state of Ccap2 by NP current in under basic 
carrier-based PD PWM method during a fundamental period. 
According to (5), (7) and (8), the average pulse NP current 
nIi

 in Region I can be obtained as 
nI sin( ) sin( )
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    (9) 
Likewise, the average pulse NP current in the other five regions 
can also be deduced, and the current model ni

 can be 
established in a fundamental period [0,2π)t   as follows 
n
0.5 [ cos 2cos(2 4π/3 )], [0,π/3)
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From (10), each of the expressions shows the frequency of 
“ ni

” is twice the fundamental frequency during [0,2π)t  . In 
fact, the actual ni

 is synthesized by the corresponding part of 
every expression in terms of the exact range of t  shown in 
(10). As a result, there exists the unique time tI when n 0i

  
during [0,π 3)t  . Thus It  can be written as 
I 0.5 mod [4π/3 arccos( 0.5cos )],2πt            (11) 
where “mod” is the remainder function. Similarly, the other five 
expressions 
II VI~t t   can also be obtained in the other five 
regions. Consequently, there are six zero crossing points of 
ni

 
in a fundamental period according to (10) i.e. (
It ,0), ( IIt ,0), 
(
IIIt ,0), ( IVt ,0), ( Vt ,0) and ( VIt ,0) and the frequency of 
ni

 is three times the fundamental one. The DC-link capacitor 
voltages also fluctuate at three times the fundamental frequency. 
The simulation results of the neutral-point current and the 
fluctuating state of the capacitor voltage Ucap2 are shown in Fig. 
3, from a Matlab/Simulink simulation with the simulation 
condition of m=1, and cos 0.886  . 
 
Fig. 3  Simulation results of neutral-point current and fluctuating state of 
capacitor voltage from Matlab/Simulink (simulation parameters: m=1, 
fundamental frequency f=50Hz, switching frequency fc=4.67kHz, 
C1=C2=470 μF , Udc=100V, load R=6  , L=10mH, and cos 0.886  ).  
(a) Sinusoidal modulation wave. (b) Pulse NP current. (c) Average pulse NP 
current. (d) Fluctuating voltage of Ccap2. 
The “Phase-a” sinusoidal modulation wave uref_a is shown in 
Fig. 3(a), and the pulse NP current in is depictured in Fig. 3(b). 
In terms of (10), the average pulse NP current is shown in Fig. 
3(c), and its amplitude is determined by m, I, and  . Its 
frequency is three times the fundamental as analyzed above. 
Moreover, the charging and discharging characteristics for 
DC-link capacitors can be explained more clearly by ni

: In 
Region I, ni

(blue curve) is from negative to positive with the 
zero crossing point ( It , 0), where I 11.95t   is calculated 
by (11) with cos 0.886  ; when n 0i

 , Ccap1 is being 
discharged, and Ccap2 is being charged; when n 0i

 , Ccap1 is 
discharged down to the minimum voltage, and Ccap2 is charged 
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up to the maximum; when 
n 0i

 , Ccap1 is being charged, and 
Ccap2 is being discharged. When ni

(green curve) is in Region II, 
another zero crossing point occurs (
IIt , 0) at II 71.95t  . At 
this time, Ccap1 is charged up to the maximum voltage, and Ccap2 
is discharged down to the minimum as shown in Fig. 3(d). The 
fluctuation frequency of Ucap2 is three times the fundamental as 
shown above. 
B. Amplitude of NPP Fluctuation 
According to (2), (10) and the conclusions for the NPP 
fluctuation frequency analyzed above, then by examining Udc/2, 
the neutral-point potential Uo is at its maximum or minimum 
voltage during T/12. Therefore, the amplitude of the NPP 
fluctuation is directly determined by icap1, icap2, C1, C2, tecp in 
T/12, m, I, and  . It is clear that the NPP fluctuation is 
inversely proportional to C1 and C2.  
It should be noted that the charging or discharging states of 
Ccap1 and Ccap2 are opposite from each other, with the condition 
that Ucap1+ Ucap2 dcU . When C1, C2,  , m, and   remain 
unchanged, icap1 and icap2 are proportional to in according to (3). 
icap2 is proportional to I, as well as the amplitude of the NPP 
fluctuation by virtue of (2); when the fundamental angular 
frequency   is decreased from 
1  to 2 , the period of ni

 
increases, leading to a longer distance between adjacent zero 
crossing points. Therefore the effective time tecp, which is the 
equivalent time for charging or discharging capacitors from 
Udc/2 to the maximum or minimum voltage, increases 
proportionally from tecp1 to tecp1 1 2/  . tecp1 is the equivalent 
charging or discharging time when the fundamental angular 
frequency is 
1 . In addition, the amplitude of phase currents 
remains unchanged. Consequently the amplitude of the NPP 
fluctuation is 1 2/   times that of the original one, as shown in 
Fig. 4, i.e. it is inversely proportional to the fundamental 
frequency. 
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Fig. 4 Comparative amplitudes of NPP fluctuation between conditions of 
1 2π 50 (rad/s)   , L=10mH and 2 2π 25 (rad/s)   , L=20mH (R=6  ). 
In order to clarify the impacts of the modulation index and 
load power factor on the NPP fluctuation, an analysis of the 
three-level NPC inverter supplying a three-phase symmetrical 
RL load is made here. It is assumed that the load power factor is 
constant cos 0.866   ( 5.89R   , L=10.8mH, fundamental 
frequency f=50Hz), while m is set to two conditions namely 
“0.533” and “1”. The other simulation parameters are the same 
with those used for Fig. 3. The comparison of fluctuation 
amplitudes of the capacitor voltages with different modulation 
indexes is shown in Fig. 5. The amplitudes of ni

 in Fig. 5 (a, b) 
are 0.6 0.5I  and 1.13 0.5I , respectively; and the fluctuation 
amplitude 
2U  of Ucap2 is 1.4V and 5V. As shown in (10), with 
a constant  , the amplitude of ni

 is determined by m and I. 
The fluctuation amplitudes of the capacitor voltages are nearly 
proportional to the amplitude of ni

. For an identical RL load 
and fundamental frequency, I is proportional to m. Therefore ni

 
is proportional to mI, i.e. the fluctuation amplitude 
2U  of 
Ucap2 is proportional to m2. 
 
(a) m=0.533 
 
 (b) m=1 
Fig. 5  Comparison of fluctuation amplitudes of capacitor voltages with 
different modulation indexes (R=5.89  , L=10.8mH, f=50Hz, and 
cos 0.866  ). 
Regarding the impact of the load power factor, it is assumed 
that m=1, the phase impedance phase 6.8Z   , and f=50Hz. With 
the same phase impedance, different load power factors can be 
obtained by adjusting the phase resistors and inductors, e.g. 
0.996 ( 5  ), 0.866 ( 30  ), 0.5 ( 60  ) and 0.087 
( 85  ). The other simulation parameters remain the same as 
those in Fig. 3. The comparison of the fluctuation amplitudes of 
the capacitor voltages under different load power factors is 
shown in Fig. 6.  
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(a) R=6.77  , L=1.89mH, 5   
   
(b) R=5.89  , L=10.8mH, 30   
    
(c) R=3.4  , L=18.75mH, 60   
 
(d) R=0.59  , L=21.57mH, 85   
Fig. 6  Comparison of fluctuation amplitudes of capacitor voltages with 
different load power factors (m=1, phase 6.8Z   , and f=50Hz). 
In terms of (11) and Fig. 3, there is a peak of ni

 when the 
phase lags 
It  is π 6 . Combining this with (10), the amplitude 
function n ( )I 

 of ni

 can be obtained as follows 


I
n I
0.5 mod [4π 3 arccos( 0.5cos )],2π
( ) 0.5 cos 2cos[2( π 6) 4π 3 ]
t
I I t
  
   

     


     
 (12) 
where [0,π/2]  . According to (12), the relationship 
between nI

 and   is shown in Fig. 7. It should be noted that 
the linear relationship between nI

 and   is the “cb” line 
segment, and the nonlinear relationship takes place on the  “ba” 
curve. Moreover, the nonlinear segment “ba” shows that the 
higher the load power factor is, the lower the influence on ni

 
from  , as shown in Fig. 6. As a result, the NPP fluctuation 
amplitude 
oU  is proportional to n ( )I f 

  as shown in Fig. 
7, according to the charging or discharging characteristic of 
Ccap1 and Ccap2 as stated above. 
 
Fig. 7  Relationship between nI

 and   (m=1, and Zphase=Constant). 
C. Equivalent Initial Phase of NPP Fluctuation 
The NPP fluctuation ou  alternates at triple fundamental 
frequency and its equivalent initial phase can be considered 
as 3( )t  , referring to the phase t  of the sinusoidal 
modulation wave ref_a sinu m t . The phase of ou  is 
<This article has been accepted for publication in a future issue of IEEE Transactions on Power Electronics, but has not been fully edited. Content may 
change prior to final publication. Manuscript ID:TPEL-Reg-2015-09-1497.R1.> 
6 
determined by the load power factor angle   in terms of Fig. 3 
and (11), then the initial phase angle   can be written as 

Iπ/6-
π/6 0.5 mod [4π 3 arccos( 0.5cos )], 2π
t 
 

     
 (13) 
The relationship between   and   is shown in Fig. 8. It is 
noted that   decreases from π 6  to zero, according to the 
increase of [0,π/2]  . As a result, six zero crossing points of 
ou  all cause a right shift from points c1~c6 as shown in Fig. 6(c) 
to the corresponding ones d1~d6 in Fig. 6(d). It reveals the 
substantial change of the initial phase due to the impact of the 
load power factor. 
 
Fig. 8  Relationship between   and  . 
III. FLUCTUATION-SUPPRESSION METHOD OF NPP 
A. NPP Fluctuation with Injected 3rd Harmonic PWM 
It is known that the injected 3rd harmonic ( sin 3 6m t ) 
PWM method not only can improve the utilization of the 
DC-link voltage of the three-phase inverter, but does not change 
the characteristics of line to line voltages [24]. According to (5), 
(7), (8), and (10), the injected 3rd harmonic can also cause a 
corresponding average pulse NP current n
zi

shown in (14) 
n
[ cos(4 2π 3 ) cos(2 2π 3 )] 6, [0,π 3)
[cos(4 ) cos(2 )] 6, [π 3,2π 3)
[ cos(4 4π 3 ) cos(2 4π 3 )] 6, [2π 3,π)
[cos(4 2π 3 ) cos(2 2π 3 )] 6, [π,4π 3)
[ cos(4 ) cos(2
z
mI t t t
mI t t t
mI t t t
i
mI t t t
mI t
    
    
    
    
  

      
   
      

     
   )] 6, [4π 3,5π 3)
[cos(4 4π 3 ) cos(2 4π 3 )] 6, [5π 3,2π)
t t
mI t t t
 
    






  

     
  (14) 
As a result, the actual synthesized average pulse NP current 
'
n n n
zi i i
 
   can be obtained. The injected modulation wave of 
“Phase-a” is 'ref_a sin ( sin 3 ) 6u m t m t   , and the injected 
'
ref_bu , 
'
ref_cu  lag 
'
ref_au  120  and 240  respectively. 
According to (10) and (14), the average pulse NP currents 
with injected 3rd harmonic PWM method under the VVVF 
control mode are shown in Fig. 9. When m=1, f=50Hz, and 
cos 0.886  , the injected average pulse NP current n
zi

 can 
offset the amplitude of the average pulse NP current ni

 by a 
significant amount. The amplitude of the synthesized average 
pulse NP current 'ni

 is reduced further as shown in Fig. 9(a). 
Nevertheless, the injected average pulse NP current n
zi

 cannot 
counteract ni

 enough when m=0.533, f=25Hz, and 
cos 0.59  , the amplitude of 'ni

 is virtually unchanged as 
shown in Fig. 9(b). Therefore, it is concluded that the injected 
3rd harmonic component, whose initial phase is constant (i.e. 
does not change with the modulation index, load current and 
power factor), cannot suppress the amplitude of the synthesized 
average pulse NP current '
ni

 efficiently under VVVF control. 
    
      (a) m=1, f=50Hz, R=6  , L=10mH, cos 0.886   
  
(b) m=0.533, f=25Hz, R=4.54  , L=40mH, cos 0.59   
Fig. 9  Average pulse NP currents with injected 3rd harmonic PWM method 
under VVVF control mode. 
B. Phase Pulse Width Duty Cycle Disturbance PWM 
Method 
In terms of (10) and (14), factors m, I,   etc, can be 
considered as disturbance sources in the capacitor-voltage loop 
(in Section III. C). These factors are directly associated with the 
RL loads, and their combined effect would influence the 
amplitude of the synthesized average pulse NP current. Based 
on the referred basic carrier-based PD PWM method with 
saddle modulation waves, the phase pulse width duty cycle 
disturbance PWM method (in “Phase-a”) is demonstrated in Fig. 
10. When m=0.533, I=3.4A, cos 0.59   and f=25Hz, the 
second zero sequence component upr=u3 can be obtained 
through the quasi PR controller, according to the capacitor 
voltage error 12u . Then, u3 can be injected into the referred 
saddle modulation wave 
'
ref_au . Therefore, the original phase 
pulse width duty cycle 'ad  is modified to be 
''
ad  according to the 
final modulation wave 
''
ref_au , as shown in Fig. 10(a). Because 
the disturbance information is transferred to modulation waves 
by u3 in real time, samples and calculations for phase currents 
and load power factors can be omitted completely. 
If the VVVF operation condition is below m=1, I=7.4A, 
cos 0.886   and f=50Hz, the output upr of the quasi PR 
controller (in Section III. C) may suffer from over modulation 
(in certain parts) according to the capacitor voltage error 12u , 
which is different from the case in Fig. 10(a). In order to avoid 
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load current distortion, it is necessary to limit the amplitude of 
upr in terms of 
'
pr ref_x 1u u   [25], where x stands for Phases a, 
b, and c. It is also noted that the ' ' 'ref_a ref_b ref_cmax( , , )u u u  and 
' ' '
ref_a ref_b ref_cmin( , , )u u u  stand for the maximum and minimum 
instantaneous saddle waves in every fundamental period, so upr 
can be limited as follows 
' ' ' ' ' '
ref_a ref_b ref_c pr ref_a ref_b ref_c1 min( , , ) 1 max( , , )u u u u u u u      (15) 
According to (15), the second zero sequence component u3 can 
be obtained from upr as shown in Fig. 10(b). Then the original 
phase pulse width duty cycle '
ad  is also modified to be 
''
ad  due 
to the final modulation wave ''
ref_au . Furthermore, 
''
ref_au  is 
clamped at “1” to prevent over modulation and this is beneficial 
to reduce the switching number in each fundamental period, 
lowering the switching loss of the inverter.  
From Fig. 10, it can be concluded that the disturbance PWM 
method optimizes the charging and discharging balanced states 
between Ccap1 and Ccap2 in terms of the asymmetric modulation 
wave obtained.  
t
t
t
12u
0
0
0
upr=u3
'
ref_auu
''
ref_au
'' '
ref_a ref_a 3u u u 
0
''
ad
t
TT/2     
(a) m=0.533, and f=25Hz 
t
t
t
12u
0
0
0
upr
u3
'
ref_au
u
''
ref_au
'' '
ref_a ref_a 3u u u 
T/2
t
T
0
''
ad
 
(b) m=1, and  f=50H 
Fig. 10  Phase pulse width duty cycle disturbance PWM method in 
capacitor-voltage loop (in “Phase-a”). 
C. Capacitor-Voltage Loop Control with Quasi PR 
Controller 
If a different injected harmonic could cause the proper 
average pulse NP current to make the final actual 
synthesized average pulse NP current closer to zero, the NPP 
fluctuation 
ou  would be suppressed close to zero. In fact, the 
voltage difference 
12u  Ucap1﹣Ucap2 directly reflects the 
essence of 
ou . In terms of the basic analysis of the NPP 
fluctuation in Section II (A~C), 
12u  is the alternating 
component with the triple fundamental frequency, especially as 
it contains information on the load current amplitude, power 
factor etc. Its amplitude, frequency and equivalent initial phase 
change with loading.  
Therefore, 
12u  could be a second injected zero sequence 
component, which can suppress the final synthesized average 
pulse NP current efficiently. To achieve this, a 
capacitor-voltage loop control method with a quasi PR 
controller is proposed for the suppression of the fluctuation of 
the NPP as shown in Fig. 11. In terms of Ucap1+Ucap2 dcU , the 
capacitor voltages fluctuate in opposite directions, and therefore 
Ucap2 would follow Ucap1 infinitely according to the feedback 
mechanism.  
Phase Pulse 
Width Duty 
Cycle 
Disturbance 
PWM 
Method
(in Section 
III. B)
''
ref_au
''
ref_bu
''
ref_cu
+
+
+
+
+
+
u3
G1(s)+_
'
ref_au
'
ref_bu
'
ref_cu
12uUcap1
Ucap2
''
ad
''
bd
''
cd
Three-level
NPC
Inverter
PR Controller
Limit
upr
 
Fig. 11  Capacitor-voltage loop control method with quasi PR controller for 
fluctuation-suppression of NPP. 
The actual second zero sequence component u3 can be 
obtained after 12u  is imported into the controller. The  transfer 
function is G1(s): 
pr 12 1( )u u G s                                    (16) 
where 
12u  is also the input error to this controller, and this 
alternating input error can be constrained effectively by the 
nonlinear quasi PR controller [26]. Its transfer function is 
written as 
c
1 PR p r 2 2
c 0
2
( ) ( )
2
s
G s G s k k
s s

 
  
 
            (17) 
where kp is the proportional coefficient; kr is the resonant 
coefficient; 0  is the resonant angular frequency; c  is the 
cutoff angular frequency, and c 0  . The controller 
parameters have been derived from the model parameters [26] 
as kp=0.05, kr=2, c 2π (0.02 )f   , and 0 2π (3 )f   , where f 
is the fundamental frequency. 
IV. EXPERIMENTAL VERIFICATION AND ANALYSIS 
The proposed fluctuation-suppression method of the NPP for 
the three-level NPC inverter is verified using the experiment 
platform shown in Fig. 12. The digital controller is composed of 
DSP (TMS320F28335) and FPGA (Cyclone EP1C6Q240C8N); 
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the power switches are IGBTs (FGA40N120D) used to form the 
main circuit of the inverter. The DC-link voltage is supplied by 
two DC voltage sources in series for Udc=100V. A three-phase 
adjustable resistor and inductor (RL) were chosen as the load for 
the inverter. Voltages across DC-link capacitors are measured 
by voltage sensors. Phase-a modulation wave can be displayed 
from a DA converter (0.175/V). Finally, the inverter with the 
three-phase adjustable RL load operates under VVVF control 
mode, and experimental parameters are listed in TABLE I. 
PC
DSP+FPGA
Controller
NPC Three-
Level Inverter
DC-Link 
Capacitors
Three-Phase 
RL Load
DC-Link
Voltage SourcesLoad 
Switcher
Logic 
Prober
Sensors
Differential 
Probers
Oscilloscopes
 
Fig. 12  Experiment platform for the three-level NPC inverter. 
 
TABLE I Experimental parameters 
Parameter Value 
DC-Link voltage Udc 100V 
DC-Link capacitance C1=C2 470 μF  
Resistor and inductor of RL load R=0~15  , L=5~40mH 
Switching frequency fc 4.67kHz 
Variable modulation index variable 
frequency of VVVF control mode 
m=1/f=50Hz, m=0.733/f=40Hz, 
m=0.533/f=25Hz 
Variable load power factor under 
VVVF control 
0.886 (m=1), 0.59 (m=0.533) 
The experimental results using the basic and proposed 
control methods are shown in Fig. 13. The amplitudes of the 
capacitor voltages Ucap1 and Ucap2 for the basic control are 
approximately 10% of Udc/2 as shown in Fig. 13(a). Under the 
same conditions, the amplitudes of Ucap1 and Ucap2 decrease 
significantly with the proposed control as shown in Fig. 13(b). 
Moreover, the proposed method reduces the switching number 
in a fundamental period by limiting the maximum value of the 
final modulation wave ''ref_au  as shown in Fig. 13(b), and there is 
no overlapping of level layers in the line to line voltage with 
both methods, comparing with the NTV2, the hybridization of 
the NTV and the NTV2 methods. 
0
0
0
uref_a(10V/div)
uab(80V/div)
Ucap1(11V/div) Ucap2(11V/div)
 
(a) Sinusoidal modulation wave (bottom), line to line voltage (middle) and 
capacitor voltages (upper) using basic carrier-based PD PWM method 
0
0
0
uab(80V/div)
Ucap1(11V/div) Ucap2(11V/div)
u''ref_a(10V/div)
limit
 
(b) Final modulation wave (bottom), line to line voltage (middle) and capacitor 
voltages (upper) using proposed PWM method 
Fig. 13  Experimental results using basic and proposed methods (m=1, f=50Hz, 
cos 0.886  , 6R   , L=10mH and C1=C2= 470μF ). 
When the variable modulation index, fundamental frequency 
and load power factor decrease following a change in operating 
setpoint, both m and I decrease. However, the fundamental 
period increases, and the fluctuation of Ucap1 and Ucap2 is still 
larger with the basic carrier-based PD PWM method, 
approximately 5% of Udc/2 as shown in Fig. 14(a). Under the 
same conditions, comparing uref_a with 
''
ref_au  in Fig. 14(a, b), the 
final modulation wave ''ref_au  controlled by the proposed method 
is modified with the reduced modulation index, fundamental 
frequency and load power factor. As a result, the fluctuation of 
Ucap1 and Ucap2 is further reduced as shown in Fig. 14(b). 
0
0
0
uref_a(5V/div)
uab(80V/div)
Ucap1(11V/div) Ucap2(11V/div)
 
(a) Sinusoidal modulation wave (bottom), line to line voltage (middle) and 
capacitor voltages (upper) using basic carrier-based PD PWM method 
u''ref_a(5V/div)
0
0
0
uab(80V/div)
Ucap1(11V/div) Ucap2(11V/div)
 
(b) Final modulation wave (bottom), line to line voltage (middle) and capacitor 
voltages (upper) using proposed PWM method 
Fig. 14  Experimental results using basic and proposed methods (m=0.533, 
f=25Hz, cos 0.59  , 4.5R   , L=40mH and C1=C2= 470μF ). 
In order to verify the fundamental period effect on the 
fluctuation, the fundamental frequency is changed from 50Hz to 
a half (25Hz), and the inductor is also changed from 10mH to 
20mH: m=1 and the other parameters are kept the same as those 
used for Fig. 13. The phase current amplitude and the load 
power factor remain unchanged. As a result, with the basic 
carrier-based PD PWM method, Ucap1 and Ucap2 fluctuate by 
about 20% of Udc/2 shown in Fig. 15(a), i.e. twice those in Fig. 
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13 (a). It is consistent with the analytic result depicted in Fig. 4. 
However, the fluctuation of Ucap1 and Ucap2 is suppressed 
efficiently as shown in Fig. 15(b), to about 2% of Udc/2 using the 
proposed PWM method. Therefore, the NPP fluctuation is 
almost eliminated by the proposed PWM method. 
It is also noted that although the capacitance of the DC-link 
capacitors is reduced by half, and the other parameters are the 
same as those used in Fig. 13, the fluctuation of Ucap1 and Ucap2 is 
still suppressed well using the proposed PWM method as shown 
in Fig. 16, to about one fifth of that shown in Fig. 13(b). Thus, it 
is concluded that the proposed PWM method is beneficial for 
reducing the capacitance of the DC-link capacitors. 
uref_a(10V/div)
uab(80V/div)
Ucap1(11V/div) Ucap2(11V/div)
0
0
0
 
(a) Sinusoidal modulation wave (bottom), line to line voltage (middle) and 
capacitor voltages (upper) using basic carrier-based PD PWM method 
u''ref_a(10V/div)
uab(80V/div)
Ucap1(11V/div) Ucap2(11V/div)
0
0
0
 
(b) Final modulation wave (bottom), line to line voltage (middle) and capacitor 
voltages (upper) using proposed PWM method 
Fig. 15  Experimental results using basic and proposed PWM methods when 
fundamental frequency is reduced by half (m=1, f=25Hz, cos 0.886  , 
6R   , L=20mH and C1=C2= 470μF ). 
u''ref_a(10V/div)
uab(80V/div)
0
0
0
Ucap1(11V/div) Ucap2(11V/div)
 
Fig. 16  Experimental results using proposed PWM method when capacitance 
of DC-link capacitors is reduced by half (m=1, f=50Hz, cos 0.886  , 
6R   , L=10mH and C1=C2= 235μF ). 
Because conventional charge pumps may suffer from current 
mismatch, a 10% mismatch in one phase of the RL load 
(Rb=Rc= 6 , Lb=Lc=10mH, and Ra= 6.6 , La=11mH) has also 
been considered in this paper. Experimental results under this 
condition are shown using the proposed PWM method in Fig. 
17. Comparing ia with ib, (although the amplitude of ia decreases 
because of 10% mismatch in Phase-a RL load), the final actual 
synthesized average pulse NP current is still suppressed well 
through the capacitor-voltage loop. Ucap1 and Ucap2 have very 
little difference to those under the symmetrical three-phase RL 
load as shown in Fig. 13(b).  
Ucap1(11V/div) Ucap2(11V/div)
ia(7A/div) ib(7A/div)
0
0
 
Fig. 17  Experimental results of mismatch 10% in Phase-a RL load using 
proposed PWM method (m=1, f=50Hz, Rb=Rc= 6 , Lb=Lc=10mH, Ra= 6.6 , 
La=11mH, and C1=C2= 470μF ) 
Another mismatch that may happen in the three-level NPC 
inverter is the capacitance imbalance between the DC-link 
capacitors, and it may result in the failure of the power switches 
due to the serious unbalanced voltage stress, as well as the 
distortion of the line to line voltages. In order to demonstrate the 
ability of fluctuation-suppression of the proposed PWM method, 
the equivalent C2 is changed from 470μF  (paralleled by two 
capacitors with capacitance 235μF ) to 235μF  (removing one of 
the two capacitors). By adjusting the final modulation wave at 
each switching period, the capacitor voltages Ucap1 and Ucap2 
fluctuate only a little more as shown in Fig. 18, and the line to 
line voltage uab is not influenced significantly. Therefore, the 
proposed method can tolerate the imbalance capacitance (at 
least 50%) of the series connected DC-link capacitors, due to 
the capacitor-voltage loop. 
Ucap1(11V/div) Ucap2(11V/div)
0
0
uab(80V/div)
1 2470μF, 235μFC C 1 2470μF, 470μFC C 
 
Fig. 18  Experimental results of capacitance imbalance between DC-link 
capacitors using proposed PWM method (m=1, f=50Hz, cos 0.886  , 
6R   , L=10mH, C1= 470μF , and equivalent C2 is changed from 470μF  to 
235μF ). 
When a symmetric three-phase load step change happens 
from 9R    to 4.5 , the experiment results are shown in Fig. 
19. With the proposed method, ia and the fluctuation of Ucap1 
and Ucap2 increase, as shown in Fig. 19(a, b) respectively. 
However, the final modulation wave 
''
ref_au  is modified through 
the capacitor-voltage loop with the quasi PR controller, and its 
amplitude also increases properly as shown in Fig. 19(a) and 
therefore the fluctuation of Ucap1 and Ucap2 can also be controlled 
well as shown in Fig. 19(b). 
Under the same conditions, Fig. 19(c) shows the load step 
change experiment results with the basic carrier-based PD 
PWM method. It is seen that the fluctuation of Ucap1 and Ucap2 is 
still much larger than the one in Fig. 19(b). After the step change 
in load resistance, the phase current increases and the load 
power factor reduces. Comparing Fig. 19(b) with Fig. 19(c), the 
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fluctuation using the proposed method is virtually immune to 
the disturbance factors, but the basic method is very oscillatory. 
ia(3.5A/div)
u''ref_a(5V/div)
uao(40V/div)
0
0
0
9R   4.5R  
Load step
Disturbance course
 
(a) Phase current (bottom), final modulation wave (middle), and phase voltage 
(upper) in Phase-a using proposed PWM method 
9R   4.5R  
0
0
0
u''ref_a(5V/div)
uab(80V/div)
Ucap1(11V/div)
Ucap2(11V/div)
 
(b) Final modulation wave in Phase-a (bottom), line to line voltage (middle) 
and capacitor voltages (upper) using proposed PWM method 
0
0
0
9R   4.5R  
uref_a(5V/div)
uab(80V/div)
Ucap2(11V/div)
Ucap1(11V/div)
 
(c) Final modulation wave in Phase-a (bottom), line to line voltage (middle) and 
capacitor voltages (upper) using basic PWM method 
Fig. 19  Experimental results of symmetric three-phase load step change from 
9R    to 4.5  (m=0.733, f=40Hz, L=20mH and C1=C2= 470μF ). 
V. CONCLUSION 
This paper introduces a new method for the suppression of 
fluctuations in the NPP of a three-level NPC inverter using the 
capacitor-voltage loop. Due to the constant initial phase of the 
injected zero sequence, the saddle wave modulation method has 
limited capability to suppress the fluctuation of the NPP. The 
essence of the NPP fluctuation can be revealed by the average 
pulse NP current: the fluctuation frequency is three times the 
fundamental; the fluctuation amplitude is mainly determined by 
the modulation index, the phase current and load power factor; 
the equivalent initial phase of the NPP fluctuation is related to 
the load power factor. 
Reducing the amplitude of the average pulse NP current is an 
efficient way to suppress the NPP fluctuation. Under VVVF 
control mode, the controlled variable, which varies with the 
disturbance factors, (i.e. modulation index, phase current, load 
power factor, etc) can be produced properly by a quasi PR 
controller in the capacitor-voltage loop. The final three-phase 
modulation waves are obtained by virtue of the controlled 
variable. The reduction in amplitude of the average pulse NP 
current is carried out through the proposed phase pulse width 
duty cycle disturbance PWM. Experimental results demonstrate 
that under the VVVF control mode, the proposed method not 
only suppresses the NPP fluctuation efficiently, but also avoids 
the overlapping of the level layers in the line to line voltages, 
reduces the switching actions (in high modulation indices),  and 
tolerates the imbalance capacitance (at least 50%) of the series 
connected DC-link capacitors. It is suitable for fan and pump 
applications with the induction motor. 
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